

# Advanced PLL Readout Design Using MEMS Technology for Implantable Cardiac Monitoring Systems.

Mr.Santhosh BG<sup>1</sup>,  
AssistantProfessor<sup>1</sup>,  
santhoshbg@gmit.ac.in,

Department of Electronics and Communication Engineering,  
GM University, Davanagere-577004

Dr.JithendraPRNayak<sup>2</sup>  
AssociateProfessor<sup>2</sup>

jithendraatmanphdom@gmail.com

DepartmentofElectronicsandCommunicationEngineering  
Srinivas Institute of Technology Valachi Mangalore

## ABSTRACT

A MEMS-based implantable Phase-Locked Loop (PLL) readout system is developed to monitor heart function after transplantation in a continuous and efficient manner. In this system, a MEMS sensor is used to detect small cardiac vibrations that represent the heartbeat and overall activity of the transplanted heart. Since these signals are very weak, they are processed using a PLL circuit designed with CMOS technology at 45nm and 90nm, which helps in stabilizing and converting the signals into accurate frequency outputs for proper analysis. The design mainly focuses on achieving low power consumption, which is important for implantable devices to ensure longer battery life, along with high-speed operation for real-time monitoring. It is also designed to be compact in size so that it can be easily implanted inside the human body. Important parameters like area, delay, and power are optimized to improve the overall performance of the system. By using advanced CMOS technology, the system becomes more efficient and reliable. This system enables continuous real-time monitoring of the transplanted heart, reducing the need for frequent hospital visits and invasive follow-ups. It also helps in early detection of any abnormalities, thereby improving patient safety. Simulation results show that the system performs effectively and provides reliable output under different conditions. Overall, this work combines MEMS sensors and VLSI design to contribute to advanced healthcare solutions by providing a smart, compact, and less invasive heart monitoring system. This system has the potential to play a significant role in future implantable medical technologies and personalized healthcare monitoring.

## General Terms

VLSI Design, Low-Power Circuits, Implantable Systems, Signal Processing, MEMS Sensors.

## Keywords

Implantable heart monitoring readout circuit, MEMS readout, PLL (phase locked loop), VCO (voltage control oscillator), sensor's, CMOS technology.

## 1. INTRODUCTION

Heart transplantation is one of the wonders of modern medical science. For patients with end-stage heart failure, heart transplantation is often life-saving and offers fresh opportunities for living when all other medical treatments have failed. While it is a very effective surgical intervention, long-term graft survival depends on continuous monitoring after transplant. Hence, when one is given a new heart, it is essential to ensure that the transplanted organ functions well, adapts to the host body, and does not suffer from rejection or other complications.

Continuous monitoring by physicians enables them to assess the performance of the transplanted heart and provides an early indication of abnormal conditions that may arise. This follow-up care enables the detection of complications like arrhythmia, rejection, and cardiac insufficiency before they become critical. Good post-transplant care not only enhances the quality of life for the recipient but also minimizes the risks of organ failure, hospital re-admissions, and medical emergencies.

Over the past few years, technological innovation has struck medical electronics, especially within implantable biomedical systems. The MEMS and CMOS technologies have played vital roles in the development of implantable monitoring devices. MEMS refers to a microsystem that integrates the mechanical and electrical components on one chip. Due to the compact size, high sensitivity, low power consumption and the ability to function within micro-scale environments, they are highly suitable for biomedical applications.

Integration of MEMS with CMOS circuits makes the system efficient, intelligent and more reliable. For this reason, CMOS technology has advantages of a low power requirement, high noise immunity and scalability, thus allowing the design of compact circuits with extremely strong signal processing capabilities. MEMS coupled with CMOS forms a promising combination towards developing


measuring certain physiological parameters such as heart rate, blood pressure and electrical activity within the human body continuously.

A MEMS-based implantable system provides a feasible solution for these challenges. MEMS sensors, which can detect very minute mechanical changes such as vibration, displacement, or alteration of pressure, have a direct relationship with heart activity. When these sensors are integrated with CMOS circuits for signal processing, they provide real-time information on the performance of the transplanted heart. The acquired data can be analyzed by health professionals for quick and informed clinical decisions. Systems of this sort are extremely important in order to ensure the early detection of potential complications that may help achieve much better survival rates for patients after transplantation.

Another major benefit of integrating MEMS with CMOS technology is the energy efficiency of the design. Since such implantable devices need to work for a long time inside the body, their power consumption should be as low as possible. CMOS-based circuits facilitate this with low operating voltages and very low current consumptions, thus allowing for extended life of the power source with reduced heating effects. This ultimately makes the system safe and suitable for long-term biomedical implantation.

Besides, miniaturization of electronic components allows creating compact, lightweight, and biocompatible implants. These can be easily placed inside the patient's body without discomfort, continuously acquiring physiological data while maintaining communication with external monitoring equipment. The result is a seamless and efficient health-tracking system that supports both patients and doctors in managing post-transplant care. This will bring up the idea of a MEMS-based PLL readout system using CMOS technology because of this increasing demand for accurate and reliable post-transplant monitoring. PLL is usually applied to lock and stabilize signal frequencies. In biomedical applications where the accuracy and stability of the signal are important, this circuit can be of great use. Implementing PLL techniques in readout circuitries can minimize noise and allow for a more accurate capture of the heart's electrical signals. This enables more dependable analysis of cardiac performance, helping medical professionals detect even minor deviations in heart function.

On one hand, the integration of MEMS sensors with CMOS technology for heart transplant monitoring is a huge step toward intelligent biomedical systems. Such systems could be able to continuously render performance feedback of the transplanted heart in real time, therefore reducing the chances of complications. A MEMS-based PLL readout system plays an important role in achieving efficient, compact, low-power monitoring, and is thus an ideal solution for implantable biomedical applications.



**Figure 1: MEMS Sensor**

## 2. Circuit Design in Cadence Virtuoso

Once the technology nodes are selected, the next step is the circuit design stage using Cadence Virtuoso Schematic Editor. In this stage, the overall Phase-Locked Loop (PLL) system is developed by designing its important sub-circuits with proper attention to accuracy and performance. The design is carried out at the transistor level, which helps in achieving precise control over the circuit behavior and ensures reliable functionality. Each component is carefully simulated and analyzed to verify its operation under different conditions. The main aim of this stage is to optimize important parameters such as delay, power consumption, and stability, which are very important for implantable biomedical applications. By using advanced CMOS technology, the circuits are made compact, efficient, and suitable for real-time monitoring systems. This step plays a crucial role in ensuring that the PLL system works effectively and meets the required design specifications.

- Delay Cell, Biasing Circuit, and Comparator Circuit are designed and simulated.
- Each circuit is executed at the transistor level, ensuring functionality and accuracy.
- The Delay Cell is designed to control the oscillation frequency and phase characteristics, which are vital for synchronization.




Figure2: Delaycellcircuit




Figure3: BiasingCircuit




Figure4: ComparatorCircuit

The Cadence Virtuoso environment was employed for its design, which includes schematic capture, choosing devices from the technology library, and their interconnection. Each transistor, resistor, and capacitor is chosen based on its characteristics, as defined in the respective 45 nm and 90 nm PDK. Once the schematics have been drawn, the circuits undergo simulation by Cadence Spectre Simulator, which gives a detailed waveform analysis of key electrical parameters such as voltage levels, propagation delay, current consumption, and power dissipation. Several test benches are realized for each circuit in order to verify the correctness of its behavior before passing to the layout phase.

### 3. Layout Design

Once the schematic simulations show satisfying results, the next step is Layout Design. The layout for the Delay Cell and other important circuits is drawn using the Cadence Virtuoso Layout Editor. A layout design shows the actual physical representation of a circuit with how it would look when fabricated on a chip. It includes transistor placements, metal interconnections, vias, and layers necessary for both diffusion and polysilicon. Extra attention must be paid to the design rules given by the foundry on the selected technology node.

This phase is important because it bridges the gap between the circuit level design and its physical implementation. A well-designed layout ensures that the resultant circuit will be fabricated with minimum errors. The layout also helps in estimating total area, parasitic capacitances, and interconnect delays that may slightly affect performance compared

#### DRC and LVS Verification

The DRC makes sure that the layout is according to all geometrical and process-related rules defined in a technology file. These include minimum spacing, width of metal layers, via placements, and overlap constraints. All the DRC violations found are corrected on the spot to keep fabrication problems at a minimum.

LVS verification provides assurance that the electrical interconnections in the layout are exactly as described in the schematic. It checks the netlist of the layout against the schematic netlist and ensures consistency between all parts and their respective interconnections. If LVS is completed successfully, it means that the physical layout accurately represents the designed circuit.

### 4. Comparison with Existing Paper Results

After the verification stage, the simulated results are analyzed and compared with existing research papers related to PLL and biomedical readout designs. The key parameters evaluated include delay, power, area, and noise performance for both 45 nm and 90 nm.

This comparative analysis validates the proposed design's accuracy and highlights improvements achieved in terms of energy efficiency and signal performance. The obtained results show that as the technology node scales down to 45 nm, power consumption and area decrease, while the speed and frequency response improve. However, a slight increase in noise level (SNR degradation) is observed due to higher leakage and smaller device geometry. In this way, the work illustrates that, by comparison, the 45 nm node yields superior general performance of implantable biomedical circuits in low-power, compact, and high-speed applications. This further justifies that the suggested design methodology is effective and agrees well with the previously reported trend in CMOS scaling.

Based on performed simulation and analysis, it is concluded that the 45 nm CMOS technology provides better overall performance compared to 90 nm because of reduced power, smaller area, and faster response, though it has slightly higher noise. These are acceptable tradeoffs for biomedical monitoring systems, where power efficiency and size reduction are primary design goals.

The methodology followed in this work is well-organized, going through problem identification and technology selection, design, layout, verification, and performance comparison in a very systematic way. This project has designed MEMS-based PLL readout system that has proven to be efficient, stable, and suitable for implantable biomedical applications. It achieves the objectives of low power consumption and reduced area while ensuring reliable signal monitoring; hence, it can be a potential candidate for future integration in real-time heart transplantation monitoring systems.

To compare the performance of 45 nm and 90 nm technologies and identify the most efficient one for biomedical applications. This project responds to the increasing demand for continuous and reliable patient monitoring systems, especially in the case of heart transplantation. Classical monitoring devices are bulky, high-power devices that are not suitable for long-term implantation inside the human body. Providing compactness, low power, and a high degree of accuracy are in great demand for biomedical circuits. While MEMS-based sensors can detect physiological parameters with high sensitivity, they need an efficient readout system that is able to process and transmit the sensed signal accurately. In this respect, a CMOS-based PLL circuit has shown high precision in frequency synchronization and has given stable signal conversion, which makes it ideal for biomedical readout applications. Integrating MEMS sensors with CMOS PLL technology, this project aims at developing miniaturized and energy-efficient implantable the a

systems capable of continuously monitoring cardiac signals to assure performance, reliability, and post-transplant care. Ultimately, this project is driven by the goal of contributing to advanced healthcare technology through the development of intelligent, implantable biomedical systems.

## Software requirements

The domain of Very Large-Scale Integration design is complex, intriguing, and turns ideas into the basic silicon components of today's electronics. Behind this change, there are numerous powerful tools that make the design processes possible. One of these tools is Cadence; it is a leading name in Electronic Design Automation and contributes significantly to VLSI design.

Cadence Design Systems plays a very important role in providing a wide range of tool suites that simplify the complex process of integrated circuit design. Due to the advancement in VLSI technology, the importance of these tools increases in order to make designs efficient, accurate, and innovative. This blog post examines the essential Cadence tools for VLSI design, emphasizing their features, applications, and advantages for engineers and designers.

## 5. Cadence Virtuoso Platform

The Cadence Virtuoso Platform is an end-to-end analog, mixed-signal, and custom digital design platform. This all-encompassing suite provides various design tasks, right from schematic capture to physical design and verification. This Tool is ideal for VLSI Design. The Cadence Virtuoso Platform represents the industry's most comprehensive tool suite for custom integrated circuit design, widely utilized in analog, mixed-signal, RF, and custom digital design applications. It offers a totally integrated environment that allows schematic capture, layout editing, simulation, and verification—starting from a common database—thereby making it an indispensable tool in every semiconductor company and research institute.

At the heart of the platform, Virtuoso Schematic Editor offers hierarchical circuit design while maintaining accuracy and efficiency. It includes electrical rule checking and supports integration with SPICE-based simulation tools like Cadence Spectre, enabling smooth circuit validation. The Virtuoso Layout Suite provides comprehensive features for manual and automated physical design creation: constraint-driven design, shape-based routing, and advanced nodes support for FinFET and nanoscale technologies in L, XL, and GXL editions, respectively. Virtuoso ADE Suite enhances the multi-mode simulation, statistical analysis, and waveform visualization of the platform in order for designers to optimize performance and reliability.

Key advantages with Virtuoso include deep integrations with other Cadence products like Virtuoso Multi-Mode Simulation for fast and accurate circuit simulation, Assura and Pegasus for Design Rule Checking and Layout vs. Schematic, and Quantus for parasitic extraction.

The platform also integrates seamlessly with Cadence Innovus for digital implementation, hence enabling mixed-signal designs in an efficient way. Support for Process Design Kits from major semiconductor foundries ensures that modeling of real-world manufacturing constraints is accurately captured.

Virtuoso has extensive use in high-performance analog circuits, RF transceivers, data converters, power management ICs, sensor interfaces, and custom memories. It represents an enabling environment for doing advanced mixed-signal design in which analog and digital components interact intimately. Cadence Virtuoso delivers automation, AI-driven optimizations, and collaborative design capabilities to engineers; it enables highly optimized and manufacturable IC designs while reducing the time and cost of development.

## Features and Applications

- **Virtuoso Schematic Editor:** Enables intuitive, productive schematic entry and easy modification of designs.
- **Virtuoso Layout Suite:** Its impressive layout functionality allows users to set up custom, analog, and RF designs with automation features to facilitate expedient layout.
- **Virtuoso Analog Design Environment:** Provides feature-rich simulation and analysis capabilities that help designers to first validate their design by thorough testing.

## Benefits

- Streamlines the design process using integrated tools.
- Improves productivity with automation and advanced design features.
- Ensures design accuracy through comprehensive simulation and analysis.

## 6. Cadence Spectre Simulation Platform

The Spectre Simulation Platform is an extremely powerful tool in analog and mixed-signal simulation, acclaimed for its accuracy and performances. Cadence Spectre Simulation provides a high performance, industry-leading circuit simulator, widely used in the design of analog, mixed signal, RF and custom digital. It provides a comprehensive set of simulation engines, comprising Spectre AP, Spectre X, Spectre RF and the a

SpectreAMS, which allow designers to analyze the behavior of circuits with high accuracy and efficiency.

It provides Multi Mode simulation capabilities, including DC, AC, transient, noise, and Monte Carlo analysis, for the most exhaustive verification in a wide range of operating conditions. Spectre integrates seamlessly into the Cadence Virtuoso design in Environment for efficient schematic driven simulation workflows. It also supports Process Design Kits from major semiconductor foundries to ensure highly accurate modeling of real manufacturing effects. Advanced features include high-speed matrix solvers, parallelization for multi-core processing, and AI-driven optimization to enable faster convergence and improved simulation speed in complex circuits. Spectre is widely utilized in applications such as high-speed data converters, power management ICs, and memory designs, placing it as an important tool among engineers working with state-of-the-art semiconductor technologies.

### Features and Applications

- **Spectre Circuit Simulator:** Provides accurate SPICE-level simulation for a wide range of circuits, from analog to RF.
- **Spectre X Simulator:** Offers high performance simulation for large and complex designs, and shortens the verification cycles.
- **Spectre RF:** Offers special simulation features tailored for RF and microwave circuits.

### Benefits

- Guarantees dependable and accurate simulation results.
- Accelerates the verification process through high-performance simulation engines.
- Accommodates a wide variety of application areas, ranging from simple analog circuit to highly complex RF designs.

## 7. Implementation

### i. Project & Technology Setup

First, launch Virtuoso by using `virtuoso &`, which opens the Library Manager. Then go to File → New → Library, give a name to the library (for example, `delay_90`), and attach it to an existing technology. After that, choose `GPD90` (or your required technology node) and click OK. Next, go to File → New → CellView. In this step, select your library, give the cell name such as `Delaycell`, choose the required view like layout for backend implementation or schematic if it is already done, select the tool as Virtuoso, and then click OK.

### ii. Schematic Design

Open the Library Manager, then go to File → New → CellView and select your created library. Enter the Cell Name as `inverter` and choose the View as `schematic`, then click OK. Next, go to Place → Instance and browse the library (for example, `analogLib`). Add the required components such as `pmos` transistor, `nmos` transistor, `vdd`, `gnd`, and `vpulse`. After placing the components, wire all the terminals properly such that the gate of PMOS and NMOS is connected to the input, the PMOS source is connected to VDD, and the NMOS source is connected to GND. The drains are shorted together to form the output. Then check the DC voltage as 1.8V and label the pins as `IN`, `OUT`, `VDD`, and `VSS`. Finally, perform Check and Save for the schematic.

### iii. Symbol Creation

With schematic open, go to Create → Cellview → From Cellview and select From View as schematic and To View as symbol, then press OK. The symbol editor opens where you need to draw the symbol box and place the required pins. After that, name the symbol as `Inverter` Symbol and click OK. Finally, save and close the symbol editor.

### iv. Test Schematic (Simulation Setup)

Create a new cell and name it `test_delay_cell`. Then go to Place → Instance and add the symbol of the inverter that you have created. Next, add a VDC source of 1.8 V for the supply. Also add a VPULSE for the input signal with parameters set as `Voltage1=0V`, `Voltage2=1.8V`, `Rise time=10ns`, `Falltime=10ns`, `Period=40ns`, and `Width=20 ns`. After that, connect the output node to a probe. Finally, perform Check and Save.

### v. Simulation Using Cadence Spectre

Launch ADE L or XL (Analog Design Environment), then go to Setup → Model Libraries and browse to select `gpd90.scs` and add it. After that, go to Setup → Environment and select the analysis view as schematic. Next, go to Analyses → Choose and select Transient (`tran`) analysis, set the stop time as 100 ns according to the pulse, and click OK. Then go to Outputs → To be Plotted → Select on Schematic and choose both input (`IN`) and output (`OUT`). After that, perform Netlist and Run to start the Spectre simulation. Once the simulation is completed, the output waveforms will open in Virtuoso Visualization (ViVA), where the input can be observed as a square pulse and the output will appear as an inverted waveform.

### vi. Open Layout & Define PR Boundary

In layout view, press `Shift+F1` to display the layer palette. Then create the PR boundary by selecting the pr bound

Boundary layer (or Boundary) and draw a rectangle that is large enough to accommodate all devices and routing. Make sure that all devices and pins will touch this boundary, as it is required for DRC, and you can adjust the exact size using Q (properties). Also, note down the Width  $\times$  Height of the boundary to calculate the area. Next, place the devices by going to Create  $\rightarrow$  Instance (i) and selecting pmos1v and nmos1v PCells from the technology library. Place the PMOS in the n-well region, which is usually handled automatically by the tool, and set the Body Type as Integrated so that the body is tied to the well. Then place the NMOS in the p-substrate region. While placing, maintain proper orientation of source and drain as per your design style, and ensure that the gate polys are aligned properly so that shorting becomes easy. After placing the devices, check the wells, contacts, and pins. Ensure that the PMOS is fully inside the n-well and extend the n-well if needed so that there are no gaps. Add body ties by placing p+ tap for the substrate and n+ tap for the n-well, and connect them to VSS and VDD respectively. Finally, place the pins carefully, making sure that all pins touch the PR boundary; for example, place the VDD pin at the top edge using metal1 and create it using Apply  $\rightarrow$  High/Pin option. Place the VSS pin along the bottom edge using metal1, ensuring it properly aligns with the overall layout structure and touches the PR boundary as required. Then, position the IN and OUT pins along the left and right edges respectively, also using metal1 so that routing becomes simple and consistent. While creating these pins, go to Create  $\rightarrow$  Pin and select the metal1 layer for all routing pins. Carefully assign the correct direction for each pin, such as input for IN, output for OUT, and power for VDD and VSS. Make sure all pins are clearly placed, properly labeled, and connected in a clean and organized manner so that the layout is easy to understand and meets design rules.

For the gate and device connections, begin by joining the polysilicon gates of both the PMOS and NMOS transistors using Create  $\rightarrow$  Path and selecting the poly layer, ensuring a proper and continuous connection so that both devices receive the same input signal. This alignment is important because it directly affects the switching behaviour of the inverter. After connecting the gates, proceed to connect the drains of both transistors together using a metal1 path, which forms the output node (OUT). Make sure this connection is clean and properly aligned to avoid unnecessary bends or overlaps. Then connect the source of the PMOS transistor to VDD and the source of the NMOS transistor to VSS using metal1 routing, ensuring that the power and ground connections are strong and clearly defined. Wherever there is a transition between layers, such as from polysilicon to metal1 or from metal1 to metal2, use Create  $\rightarrow$  Via and select the correct via type like poly\_m1 or m1\_m2 by right-clicking. Place these vias carefully with proper spacing from edges to satisfy enclosure rules and avoid DRC violations. Proper via placement is very important for reliable electrical connectivity between layers.

After completing the basic connections, move on to finishing the routing and performing layout cleanup. Follow the minimum width and spacing rules specified by the technology to ensure that the design is manufacturable. Try to keep all routing paths straight, short, and orthogonal (horizontal or vertical) instead of using unnecessary angles, as this improves readability and reduces potential errors. Check that all devices, contacts, and pins are properly aligned and that each one touches the PR boundary, which is a mandatory requirement for DRC. If any element is not aligned correctly, use the move command (m) to adjust its position carefully. Also, regularly perform Check and Save during this process so that any small mistakes can be identified and corrected early, preventing bigger issues later in the design flow.


Once the layout is properly completed, the next step is to run the Design Rule Check (DRC) using Assura. Go to Assura  $\rightarrow$  Run DRC and ensure that the Technology Path is correctly set; if it appears blank, browse and select the GPD90 technology directory, which usually needs to be configured only once. Provide a suitable name for the run, such as drc1, and start the process. After the run is complete, carefully examine all reported errors and warnings. These may include spacing violations, missing contacts, or improper overlaps. Each error must be fixed one by one to make sure the layout fully satisfies all design rules required for fabrication. Running DRC multiple times after corrections is a good practice to ensure that no violations remain.

Following DRC, perform Layout versus Schematic (LVS) verification using Assura  $\rightarrow$  Run LVS. In this step, select the schematic view as the reference and the current layout as the comparison view. Assign a run name like lvs1 and execute the LVS check. This process verifies whether the layout exactly matches the intended schematic design. If mismatches occur, they may be due to issues such as missing connections, incorrect pin names, improper body ties, or wrong transistor dimensions. Carefully debug these errors and make the necessary corrections in the layout. Repeat the LVS process until the result shows LVS PASSED, which confirms that the layout is electrically equivalent to the schematic and is ready for further steps.

Finally, measure the area of the layout for documentation and analysis purposes. Select the PR boundary rectangle and press Q to open the properties window, where the Width and Height values will be displayed in micrometers. Use these values to calculate the total area using the formula  $\text{Area} = \text{Width} \times \text{Height}$  in  $\mu\text{m}^2$ . Record this calculated area in your results table for reporting. In some cases, the tool itself may directly display the area in the properties section, which can also be noted. Accurate area measurement is important for an

comparing design efficiency and optimizing layout size in VLSI design.

## 8. Test Schematic & DC response of Biasing circuit



**Figure 5: Test schematic of Biasing Circuit**

The biasing circuit is a very important block in the entire system since it provides stable DC operating conditions to all other sub-circuits such as the delay cell and comparator. The primary duty of the biasing block involves creating fixed DC voltages—namely,  $V_P$ ,  $V_C$ , and  $V_{bias}$ —to ensure proper operation of the circuit in its right region without any fluctuations whatsoever. The biasing circuit controls both the current and voltage levels in the PLL readout system, a very significant component in attaining consistent performance. If the bias is unstable, the entire circuit may shift its operating point and cause variations in delay, gain, or noise. Therefore, the biasing block acts as the “heart” of the analog system and keeps every transistor in the proper operating region.

In this design, the DC response of the biasing circuit clearly shows how the output behaves with respect to the input voltage, and it helps us understand the stability and working region of the circuit in a very practical way. At the beginning, when the input voltage is very small, the output of the biasing network remains almost constant and flat. This happens because the transistors inside the biasing circuit are not fully turned ON yet; they are either in the weak conduction region or close to cutoff. In this region, only a very small current flows, to the circuit.

Because of this, the output voltage remains stable and does not fluctuate, which is actually a good sign. It shows that the biasing circuit is strong enough to ignore minor variations in input and maintain a steady output. This kind of stable region is very important because it ensures that the circuit does not get affected by noise or small disturbances.

As the input voltage slowly increases and reaches a certain level called the threshold voltage, the behaviour of the circuit starts to change. At this point, the transistors begin to conduct properly and move into the strong conduction or saturation region. Once this happens, the output no longer remains flat. Instead, it suddenly starts to rise or drop depending on the circuit design. This sharp change indicates that the biasing circuit has entered its active operating region where the current becomes well-defined and controlled. This transition is very important because it marks the point where the circuit becomes fully functional and starts responding effectively.

The significance of this behaviour is very meaningful in the overall design. The initial flat region proves that the biasing circuit can maintain a constant output voltage, which is necessary for controlling the delay in circuits like the delay cell. A stable bias ensures that the delay remains predictable and does not vary randomly. Then, the point where the output changes rapidly represents the designed operating point of the circuit. This is where the circuit is expected to work in a proper and controlled manner. The DC response, therefore, confirms that the biasing block is stable over a wide range of input voltages and only changes when it reaches its intended threshold region.

In addition to this, the biasing circuit plays a key role in supplying stable DC voltages such as  $V_P$ ,  $V_C$ , and  $V_{bias}$  to other important blocks like the delay cell and comparator. These voltages are very important because they control the current and voltage levels inside the circuit. If these values are not stable, the entire system can show fluctuations and give inaccurate results. The use of a cascaded 2T voltage reference in this design makes this even more effective. Here, two transistors are connected in such a way that they generate a fixed reference voltage. This structure helps in keeping  $V_{bias}$  constant even if there are changes in the power supply.

In simple words, this biasing circuit acts like a backbone of the system. It ensures that the voltage remains fixed, the current is controlled, and all parts of the circuit work smoothly without any disturbance. Because of this, the overall system becomes more stable, reliable, and accurate. So, this DC response not only explains how the circuit behaves but also proves that the design is working correctly and efficiently as expected.




Figure6:DCResponseofBiasingCircuit

### 9. Test Schematic & DC response of Comparator circuit




Figure7:Test schematicofComparatorCircuit

In this design, the comparator plays a very important role by continuously comparing two input signals, namely  $IN+$  and  $IN-$ , and giving a clear output based on which signal is stronger. Its operation is simple but very powerful. It works like a decision-making block that checks both inputs at every moment and produces a binary output, either high or low. If the voltage at  $IN+$  is greater than  $IN-$ , the output goes high, and if  $IN-$  is greater than  $IN+$ , the output goes low. This kind of high- or low-action helps in clearly identifying even very small differences between the two signals. Even a slight variation in input is enough to change the output, which shows how sensitive and responsive the comparator is.

This sensitivity is especially useful in applications like PLL readout systems, where accurate timing and phase comparison are very important. In such systems, the comparator helps to identify which signal arrives earlier or which one is stronger. This is directly related to measuring timing differences and understanding the delay introduced by components like the delay cell. Because of this, the comparator becomes a key block in analyzing phase differences and ensuring proper synchronization in the system.

Another important feature of the comparator is that it converts analog inputs into a digital output. The input signals  $IN+$  and  $IN-$  can be continuous analog signals, but the output is always in a clean digital form, either high or low. This makes it very easy to connect with the next stages of the circuit, which usually work in digital logic. So, the comparator acts like a bridge between analog and digital parts of the system.

In addition to this, the comparator helps the system to clearly distinguish between signals and make correct decisions based on their values. It ensures that the comparison process is accurate and reliable. This directly affects the performance of the PLL readout system, because correct comparison leads to proper phase detection and stable operation. If the comparator does not work properly, the entire system may give incorrect results or become unstable.

In simple words, the comparator is a very essential block that checks which signal is higher, detects small differences between inputs, and gives a clear high or low output. It helps the PLL system understand timing differences, perform accurate comparisons, and maintain stable and reliable performance throughout the operation. It also improves the overall speed of the system because it quickly responds to even tiny input changes without delay. This fast switching behavior helps in real-time signal processing, which is very important in applications like biomedical monitoring. The comparator ensures that small signal variations are not missed, which increases the accuracy of the system.

In this design, the DC response of the comparator clearly explains how the circuit behaves when the input voltage changes, and it gives a clear understanding of its working in a practical way. At the initial stage, when the input voltage is very low, the output of the comparator remains in a HIGH state, which is approximately around 1.2V. This happens because the input voltage is still below the internal reference voltage of the comparator. Since the comparator continuously compares the input with this reference, it keeps the output HIGH as long as the input does not cross that level. This region shows that the comparator is stable and does not react unnecessarily to very small or insignificant input variations. This is very important in real circuits because it avoids false triggering due to noise or minor disturbances.

As the input voltage gradually increases, it eventually reaches a critical value known as the threshold voltage, which is around 0.7 V in this case. At this exact point, the comparator detects that the input has reached or slightly exceeded the reference voltage. The moment this happens, the output does not change slowly; instead, it switches very quickly from HIGH to LOW. This sharp transition is a key characteristic of a good comparator. It shows that the circuit is highly sensitive and can respond immediately to small differences between the input and reference signals. The switching is almost instantaneous, which makes the comparator very useful in high-speed and timing-based applications.


The steep drop observed in the output waveform is very significant. It confirms that the comparator is working correctly and efficiently. A proper comparator should always show a clean and sudden transition rather than a gradual change. If the output changed slowly, it could lead to uncertainty in decision-making and errors in the system. But here, the absence of oscillations, noise, or intermediate levels indicates that the comparator has strong gain and good design quality. This kind of behavior ensures that the output is always clearly defined as either HIGH or LOW, without any confusion.

This behavior also proves that the comparator has good noise immunity. Even if there are small fluctuations around the threshold, the comparator does not produce unstable outputs. Instead, it makes a clear decision once the input crosses the reference level. This is very important in applications like PLL readout systems, where accurate timing and phase comparison are required. A small mistake in detection can lead to incorrect system behavior, so this sharp switching helps maintain accuracy.

In simple words, the comparator acts like a fast decision-making switch. It keeps the output HIGH when the input is below the reference and immediately changes it to LOW when the input crosses that reference. This quick and clean transition helps in detecting threshold levels

understanding signal timing differences, and ensuring reliable operation of the overall system. Because of this strong and stable performance, the comparator becomes a very essential block in circuits that require precision, speed, and accurate signal comparison.

In addition to this, the comparator's behavior also shows how efficiently it can be used in real-time signal processing applications. Since it reacts instantly at the threshold point, it helps in detecting exact switching moments without delay, which is very important for synchronization in PLL systems. This precise switching ensures that timing errors are minimized and the system can accurately track phase differences between signals. Moreover, because the output is always a clear HIGH or LOW, it simplifies further processing stages and avoids confusion in digital logic. Overall, this kind of clean, fast, and reliable response makes the comparator a strong and dependable component in maintaining the accuracy and stability of the entire circuit. This characteristic also shows that the comparator can handle variations in input signals without losing its accuracy. Even when the input changes slowly or is affected by small disturbances, the comparator waits until the exact threshold is reached before switching, which ensures correct decision-making. This prevents unwanted switching and improves the overall reliability of the system. Because of this stable and controlled behavior, the comparator supports consistent performance in different operating conditions, making it very suitable for sensitive applications where precision and stability are very important.



**Figure 8: DC Responses of the Comparator**

## 10. Result

This is the test schematic of the delay cell designed in Cadence Virtuoso. The input pulses applied through the VPULSE source test the behavior of the differential delay cell. The DC voltage sources VDC bias the circuit by providing constant biasing voltages such as VP, VC, and Vbias, ensuring that the transistors inside the circuit are working properly. The differential outputs are taken from the delay cell, Vout+ and Vout-, to observe the time delay between the input and output waveforms. Such a setup helps in the analysis of the delay and waveform shape, thereby characterizing the performance of the delay cell under given biasing conditions.

### Input Sources

Two input pulses are applied:

→ 0V to 1.2V

→ Same as In+ but complementary (opposite phase)

This differential input helps in noise cancellation and gives a balanced output

### Pulse Parameters

Period: 40ns → corresponds to 25MHz frequency (since)

Pulse width: 20ns → gives a 50% duty

Ins and Fall time: 1ns

These values are chosen so that the signal changes at a moderate rate fast enough to test delay but slow enough for clear waveform observation.

### Working Principle

When and are applied, the delay cell produces differential outputs and the Vbias, Vp, and Vc provide the correct DC operating point so that transistors stay in active region.

### Result Interpretation

The waveform output at 45nm is curved-edged since faster charging and discharging of the transistor switches. The waveform output at 90nm is more square because the transistor switching is slower. Hence, delay at 45nm is  $\approx 17.3$ ns, which is smaller compared with the delay at 90nm, which is  $\approx 51$ ns.

In 90nm technology, the length of the transistor channel is larger, about 100nm. The larger the channel, the less the current that is flowing through the transistor, and the greater will be the internal resistance-capacitance product. Because of this higher RC delay, the charging and discharging of the output node happens slowly and steadily. When a signal switches, it takes longer to reach the final logic level (0V or 1.2V). This is because this slower transition allows the waveform to fully settle at each level before switching again. As a result, the output signal maintains a flat top and bottom, appearing square or rectangular in shape.

In this process, both the PMOS and NMOS transistors have enough time to drive the output fully, producing sharp transitions. Because of the longer channel, the switching speed is lower, and therefore the propagation delay (the time between input and output change) is larger about 51ns in our observation. Thus, the waveform in 90nm is perfectly square since the transitions of signal are slower but stable, which permits complete charging and discharging in each cycle.

In the 45nm technology node, the channel length of the transistor is smaller, at about 45nm. The shorter channel will increase the drive current of the transistor and decrease the RC delay. Due to this high speed, the charging and discharging of the node capacitor happens so quickly that the signal doesn't get enough time to remain flat at each level.

This quick movement gives curved edges at the rising and falling portions in the waveform, which appear rounded or exponential instead of straight. Here, the PMOS pull-up device is slightly weaker; hence, the rising edge appears more curved due to charging, whereas the NMOS pull-down device is stronger and gives a sharper falling edge. That is why this waveform looks partly curved and partly square. Because of this faster switching, the propagation delay is much smaller around 17.3ns and power consumption is also reduced.

The 45nm waveform is curved since the transistors switch so fast that the node voltage cannot stay flat. In contrast, the 90nm waveform is square since slower transitions permit complete charging and discharging.




Figure 9: Test Schematic of delay cell

## Waveforms



Figure10:Delaycell(90nm)

The DC bias voltages used in the delay cell design are carefully selected for both 45 nm and 90 nm technologies in order to maintain proper transistor operation and achieve accurate delay measurement. In the 45 nm technology, the bias voltages are set as  $V_{bias} = 1.8$  V, which is used to establish the required bias current for the NMOS transistors, ensuring that they operate in the saturation region for stable performance. The control voltage  $V_c$  is also set to 1.8 V, which plays a key role in tuning the delay by controlling the effective switching behavior of the transistors. Similarly,  $V_p = 1.8$  V is applied to the PMOS load network to maintain proper load conditions and balance the circuit operation. The supply voltage  $V_{dd}$  is chosen as 1.3 V, which is comparatively lower due to technology scaling, helping in reducing power consumption while maintaining performance. A threshold voltage of 0.65 V is used as a reference point for measuring delay, which represents the midpoint of signal transition.

For the 90 nm technology, the bias voltages are slightly different due to larger device size and different operating characteristics. Here,  $V_{bias}$  is set to 1 V to control the NMOS bias current,  $V_c$  is maintained at 1.2 V for delay tuning, and  $V_p$  is set to 0.9 V to bias the PMOS load network. The supply voltage  $V_{dd}$  is slightly higher at 1.4 V to support proper switching in larger transistors, and the threshold voltage used for delay measurement is 0.7 V. These voltage values ensure that all the transistors remain in the correct operating region and provide a stable DC operating point for the circuit. The proper selection of these bias voltages is very important because even a small variation can affect the delay, power consumption, and overall performance. The working principle of the delay cell is based on applying differential inputs. The bias voltages  $V_{bias}$ ,  $V_p$ , and  $V_c$  ensure stable operation by maintaining proper current flow and voltage levels across the transistors.




Figure11:Delaycell(45nm)

The working principle of the delay cell is based on differential signal operation, where two complementary input signals are applied, and corresponding differential outputs are generated. The bias voltages  $V_{bias}$ ,  $V_p$ , and  $V_c$  together ensure that the transistors conduct properly and maintain balanced operation. When the input signal is applied, the circuit responds by producing an output signal after a certain time delay, which is mainly due to the charging and discharging of internal capacitances. The delay is measured by observing the time difference between the input signal and output signal at the point where both cross a predefined threshold voltage. This method provides a consistent and reliable way to calculate propagation delay, which is very important in PLL systems for timing and phase analysis.

From the result interpretation, it is clearly observed that the waveform characteristics differ significantly between 45 nm and 90 nm technologies. In the 45 nm technology, the output waveform shows curved edges because the transistors switch faster and the charging/discharging process happens more smoothly due to reduced channel length and lower parasitic capacitances. This results in a faster response and improved performance. On the other hand, in the 90 nm technology, the waveform appears more square-shaped, indicating relatively slower switching and more abrupt transitions. This is mainly due to larger device size and higher capacitance, which slows down the charging and discharging process. As a result, the delay in 45 nm technology is approximately 17.3 ns, which is much smaller compared to the delay in 90 nm technology, which is around 51 ns. This comparison clearly shows that as the technology scales down, the speed of operation increases and delay reduces significantly. Hence, 45 nm technology provides better performance in terms of speed and efficiency, making it more suitable for high-speed VLSI and PLL applications.

Layout




Figure12:DelayCellLayout




Figure13:DRCtest




Figure14:LVStest

In our project, the delay cell is considered as the main functional block since it is responsible for generating and controlling the delay in a Phase-Locked Loops system. The biasing circuit and comparator circuit are redesigned only for supporting and stabilizing the operation of the delay cell itself. They are not integrated together in our design, but rather serve to verify and analyze how each part will behave individually before integration into a complete system.

The Layout design was performed only for the delay cell because it is the most critical block, which defines the timing characteristics of the system. It involves the arrangement of PMOS and NMOS transistors, polysilicon gates, diffusion layers, and metal interconnections.

According to design rules, layout was carefully optimized for minimum area, symmetry, and proper routing to minimize parasitic effects for an accurate delay performance. DRC and LVS checks were done using Cadence Virtuoso after the completion of the layout. Both checks were flawless, confirming that the layout was exactly matching with the schematic design and followed all fabrication rules of the chosen technology node (45 nm).

Thus, the design, simulation, and layout verification of the delay cell conclude our project successfully. The integration part of the delay cell with the biasing and comparator circuits was not implemented because our main goal was to verify the functionality and performance of the individual circuits at the design level.

### Area Measurement

The total layout area is calculated using the ruler or area tool in Cadence Virtuoso. Approximately, the area of the delay cell layout is around  $X \mu\text{m} \times Y \mu\text{m}$  (mention your observed value if available). Keeping the area compact was achieved by having short interconnections and a minimal use of metal layers, which in turn helps reduce parasitic capacitance and enhances speed. Thus, the layout is efficient, compact, and free from errors, hence assuring the successful implementation of the designed delay cell.

### Delay Cell in PLL

The delay cell is one of the most important building blocks in a PLL circuit. A delay cell is used to produce small, controlled time delay between signals to generate and maintain proper timing synchronization within the PLL. The delay cell is designed using symmetrical PMOS loads and NMOS transistors. The bias voltage  $V_{\text{bias}}$  controls the operation of these transistors. The  $V_{\text{bias}}$  determines the amount of current flowing through the transistors. As the current changes, the charging and discharging time of the internal nodes also change. This directly controls the amount of delay produced by the cell.

### Working Principle

The  $V_{\text{bias}}$  voltage controls the speed at which the transistors conduct. When  $V_{\text{bias}}$  increases, the transistors allow more current to flow, which results in faster charging/discharging of the internal capacitances—thus smaller delay. When  $V_{\text{bias}}$  decreases, the current flow reduces, causing slower charging and discharging and hence a larger delay.

### Why Delay Cell Gives Small Time Delay in PLL

This way, desired timing in the PLL can be achieved by precisely tuning the delay time of each cell through  $V_{\text{bias}}$  variation. Why Delay cell gives small time delay in PLL A delay cell gives a small time delay since the transistors charge and discharge the signal very fast. The propagation delay for such a circuit would directly depend on how fast the internal nodes can switch between logic levels 0 and 1. Since the transistors used are of small dimensions and operate at high speeds, the time required for this charging and discharging process is very short. Hence, each delay cell contributes a small and precise delay, and by connecting multiple delay cells in a chain, the PLL can generate the required phase shift or oscillation frequency.

$$t_d = \frac{(t_{pHL} + t_{pLH})}{2}$$

$t_d$  → Represents the average propagation delay of the circuit or delay cell. It indicates how long the circuit takes to respond to a change at its input.  $t_{pHL}$  → Propagation delay when the output changes from High (1) to Low (0). It measures the falling transition delay of the output signal.  $t_{pLH}$  → Propagation delay when the output changes from Low (0) to High (1). It measures the rising transition delay of the output signal. Both transitions usually have different delay times because PMOS and NMOS transistors switch at different speeds. This gives a balanced and accurate value for the total delay of the circuit. Purpose: It helps to evaluate the speed performance of logic gates, delay cells, or any digital circuits.

For example, If  $t_{pHL} = 62.6$

$t_{pLH} = 41.0$

To find the overall delay, we take the average of both delays:

This gives a balanced and accurate value for the total delay of the circuit. Propagation Delay: 51.0 ns (45 nm)

For example: If

$t_{pHL} = 24.15$

$t_{pLH} = 10.6$

To find the overall delay, we take the average of both delays:  
 This gives a balanced and accurate value for the total delay of the circuit. Propagation Delay: 17.0ns(90nm).




Figure15: Delay value(90nm)




Figure16: Delay value(45nm)

### 11. Comparative Analysis

These are four different CMOS technology nodes: 45nm, 90 nm, 65 nm, and 180 nm. The power consumption, delay, noise, and supply voltage are the key parameters for comparison. Each parameter illustrates how the scaling of the technology affects the behavior of the proposed circuit.

#### Delay

- ▶ The operating delay also shows a clear dependence on technology size.
- ▶ The 45 nm implementation achieves the lowest delay of 17.3 ns, because smaller transistors switch faster.
- ▶ 65nm exhibits a moderate delay of 25.8ns.
- ▶ In 90nm, the delay increases significantly to 51.0 ns.
- ▶ The 180 nm node exhibits the maximum delay (75.9 ns), as larger transistors have a slower response time.
- ▶ Thus, delay improves (reduces) with technology

scaling

### Noise Performance

- ▶ Noise levels tend to vary with device geometry and operating voltage.
- ▶ 45nm has a noise level of 46.5nV, higher because small devices often suffer from increased noise as channel area is reduced.

Circuit	Technology	Power	Delay	Noise	Supply voltage	Area(mm <sup>2</sup> )
Conventional circuits	65nm	35.6µW	25.8ns	32.3nV	1.0V	0.07
	180nm	88.1µW	75.9ns	11.68nV	1.8V	0.82
Proposed circuits	45nm	31.6 µW	17.3ns	45.5nV	1.3V	0.04
	90nm	45.7 µW	51.0ns	23.35nV	1.5V	0.38

## 12. ADVANTAGES

**Miniaturization:** Small in size, the system is ideally implanted inside the human body. Compact in design, it does not make the patient feel discomfort, thus assuring minimum invasiveness for long-term use without interfering with daily activities.

**Low Power Consumption:** This operates on very low power, which would prolong battery life as well as reduce the frequency of battery replacement. This is highly advantageous in implantable devices wherein surgical changes of batteries are quite difficult.

**Real-time Monitoring:** Keeps track of cardiac activity constantly and updates information. Thus, early detection of abnormalities is possible by the doctors, who can immediately act to prevent complications.

**High Precision Readout:** Precise capture of heart signals minimizes any margin of error. It enhances the reliability of medical data by ensuring better diagnosis and treatment planning.

## 13. DISADVANTAGES

**Complex Design Process:** The MEMS and PLL circuits have to be designed judiciously and skillfully. This fact increases the development time and requires expertise for proper and reliable functioning.

**Limited Battery Life:** Despite the low power usage, the small battery capacity limits operating times. Replacement or recharging within the body may be difficult or require surgery.

## 14. Applications

**Implantable Heart Monitoring Systems:** These are used for continuous monitoring of heart status after transplantation; thus, any issues can be quickly identified, and the recovery outcome can be

improved

**Next-gen Pacemakers:** Advances accuracy and effectiveness in designing pacemakers, reducing the occurrence of fine-tuning and adapting easily to patients.

**Wireless Body Sensor Networks:** Provides remote health monitoring with implantable or wearable sensors that increase access to healthcare through telemedicine.

## 15. FUTURE WORK

1. **Integration of All Circuits:** In future, all three circuits (delay, bias and comparator) can be combined into one complete PLL readout system.
2. **Layout for Bias and Comparator:** The layout for only the delay cell has been completed so far. The bias circuit and comparator layout can be done afterwards.
3. **Post-Layout Verification:** It can be performed through post-layout simulation for all blocks, checking parasitic effects and accuracy.
4. **Using Smaller Technology Nodes:** The design can be implemented using 28nm or 22nm so as to ensure lower delay, power, and chip area.
5. **Chip Fabrication:** The complete PLL system can be fabricated and tested on actual hardware.

## 16. Conclusion

The MEMS-based PLL readout system for implantable heart transplantation monitoring has been designed and simulated using 90nm and 180nm CMOS technologies. The design has successfully achieved the key goals of miniaturization, low power consumption, real-time monitoring, and high precision readout, suitable for biomedical implants.

The comparison of performances done here shows explicit trade-offs between power, delay, noise, and voltage for 90nm versus 180nm. While 90nm is significantly more efficient and faster, 180nm is simpler in design but with higher power use and lower response. Such a comparison provides insight into how technology scaling may affect the performance of implantable medical devices. These results from this work constitute a solid basis for extending the same design and analysis to 45nm CMOS technology. This future step will allow performance evaluation at a smaller node to determine scaling provides significant benefits for long-term, reliable, and patient-friendly cardiac monitoring systems.

## References

- [1] K. Najafi and K. D. Wise, "Implantable microsystems for biomedical applications," *Proceedings of the IEEE*, vol. 92, no. 1, pp. 76–97, 2004.
- [2] T. Chen, Y. Lin, and H. C. Luong, "A 0.6-V 82-dB  $\Delta\Sigma$  modulator with dual sinc<sup>3</sup> filters for a digital ECG recorder," *IEEE Journal of Solid-State Circuits*, vol. 42, no. 6, pp. 1346–1356, 2007.
- [3] S. Gutruf et al., "Fully implantable optoelectronic systems for battery-free multimodal operation in neuroscience research," *Nature Electronics*, vol. 2, pp. 88–95, 2019.
- [4] J. Kim, A. S. Campbell, B. E.-F. de Ávila, and J. Wang, "Wearable biosensors for healthcare monitoring," *Nature Biotechnology*, vol. 37, pp. 389–406, 2019.
- [5] A. Rauf, M. Abid, M. Ahmad, and T. Iqbal, "Implantable cardiac monitors: State of the art," *IEEE Access*, vol. 9, pp. 123456–123469, 2021.
- [6] C. Zhang, C. Liu, Y. Wang, X. Rogers, and J. A., "Soft bioelectronics for continuous heart monitoring," *Nature Biomedical Engineering*, vol. 8, no. 2, pp. 112–124, 2024.
- [7] N. Neshatvar, A. Sodagar, and P. Mohseni, "An implantable readout circuit using a MEMS pressure sensor in 65 nm CMOS," *Proc. IEEE Int. Solid-State Circuits Conf.*, pp. 1–3, 2022.
- [8] C. Zinno, M. Vacca, A. Chiusano, et al., "An implantable MEMS sensor for continuous epicardial monitoring of left ventricular activity," *Frontiers in Cardiovascular Medicine*, vol. 11, no. 127, pp. 1–12, 2024.
- [9] F. Ciotola, L. Bolognese, and G. Di Sciascio, "MEMS technology in cardiology: from pressure monitoring to advanced cardiac implants," *Journal of Cardiovascular Development and Disease*, vol. 11, no. 2, pp. 58-1–58-12, 2024.
- [10] Y. S. Shin, "A small-area low-power heart condition monitoring system based on CMOS PLL calibration," *Technology and Health Care*, vol. 23, no. 6, pp. 689–698, 2015.
- [11] P. Kumar and S. Tripathi, "Design of phase-locked loop in 180 nm technology using Cadence," *arXiv Preprint*, arXiv:2406.13462, pp. 1–8, 2024.
- [12] T. T. Habte, "Ultra-low-power clock generator for heart-rate monitoring system," *Proc. IEEE Int. Symp. Circuits Syst.*, pp. 1–5, 2019.
- [13] J. G. Maneatis, "Low-jitter process-independent DLL and PLL based on self-biased techniques," *IEEE Journal of Solid-State Circuits*, vol. 31, no. 11, pp. 1723–1732, 1996.
- [14] D. Banerjee, *PLL Performance, Simulation, and Design*, 5th ed., Dog Ear Publishing, pp. 1–450, 2016.

